Verlagslink DOI: 10.1145/2659787.2659800
Titel: Real-time Ethernet residual bus simulation : a model-based testing approach for the next-generation in-car network
Sprache: Englisch
Autorenschaft: Bartols, Florian 
Steinbach, Till 
Korf, Franz 
Buth, Bettina 
Schmidt, Thomas C.  
Schlagwörter: Model-based testing; Modeling; Real-time ethernet; Residual bus simulation; TTEthernet; UML-MARTE; Validation
Erscheinungsdatum: 8-Okt-2014
Verlag: Association for Computing Machinery (ACM)
Teil der Schriftenreihe: Proceedings of the 22nd International Conference on Real-Time Networks and Systems 
Anfangsseite: 267
Endseite: 276
Konferenz: International Conference on Real-Time Networks and Systems 2014 
Zusammenfassung: 
The increasing complexity of automotive networks, their challenging timing constraints and their high bandwidth demands require new concepts for future in-car communication. Real-time Ethernet is meant to be a suitable candidate for the next-generation in-car interconnection. However, model-based testing capabilities must be available as well. Applications must be validated prior the first assembly, due to the distributed development process. Methods like residual bus simulation are of particular interest to allow for testing systems in early development stages by emulating unfinished or not available parts of the system. In this paper, we present a methodology and a feasibility study of a residual bus simulation in automotive real-time Ethernet systems. The challenges of applying this testing method in real-time Ethernet based networks with parallel packet transmission are outlined and compared to today's automotive bus system simulation approaches. Furthermore, the combination of different model-based testing techniques, that are not used in state-of-the-art commercial tools, are applied for the validation of non-functional timing requirements. An extension to an existing abstract test case model is proposed, which allows modelling temporal attributes. It is simultaneously used as simulation model to drive the residual bus simulation. We demonstrate the approach's feasibility by implementing a prototype residual bus simulator for real-time Ethernet networks and applying it to an example application.
URI: http://hdl.handle.net/20.500.12738/13367
ISBN: 9781450327275
Begutachtungsstatus: Unbekannt / keine Angabe
Einrichtung: Department Informatik 
Fakultät Technik und Informatik 
Dokumenttyp: Konferenzveröffentlichung
Enthalten in den Sammlungen:Publications without full text

Zur Langanzeige

Seitenansichten

144
checked on 29.11.2024

Google ScholarTM

Prüfe

HAW Katalog

Prüfe

Volltext ergänzen

Feedback zu diesem Datensatz


Alle Ressourcen in diesem Repository sind urheberrechtlich geschützt.